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K. Nagaraj 
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ABSTRACT 
This paper describes a technique for digital error correction 
in pipelined analog-digital converters. It makes use of a 
slow, high resolution ADC in conjunction with an LMS al- 
gorithm to perform error correction in the background during 
normal conversion. The algorithm will be shown to correct 
for errors due to capacitor ratio mismatch, finite amplifier 
gain and charge injection within the same framework. 
1. INTRODUCTION 
Pipelined ADCs have been shown to work at very high 
speeds but their resolution is limited by component mis- 
matches, op-amp gain error, offsets, charge injection errors 
and component non-linearities. Self calibration and back- 
ground calibration techniques have been developed to cor- 
rect for these non-idealities[ 1],[2],[3],[4]. One method for 
background calibration is to employ an extra pipeline stage 
that is used to substitute the stage being calibrated 141. The 
disadvantage of this technique is that it results in fixed pat- 
tem noise due to periodic substitution of stages. Another 
proposed background calibration scheme inplemented for 
time-interleaved ADC requires the addition of a calibration 
signal to the input [5]. Such techniques result in a reduction 
of the useful dynamic range of the converter. A background 
error correction technique using a skip-and-fill algorithm 
has also been proposed in [3]. But it needs to bandlimit the 
signal below the nyquist rate. Moreover, none of the error 
correction techniques mentioned above correct for all the 
systematic non-idealities in a pipelined ADC within a single 
framework. 
This paper describes a true background error correction tech- 
nique for a one-bit per stage pipelined ADC using a slow, 
high-resolution ADC (SHADC) in conjunction with an LMS 
algorithm [6] .  The idea can also be extended to a multi-bit 
per stage pipelined converter. 
2. ONE-BIT PER STAGE PIPELINE A/D 
CONVERTER 
A simplified block diagram of an ideal N-stage, I-bit per 
stage, A/D converter is shown in figure 1. The most signifi- 
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Figure 1: N-stage 1-bit per stage pipelined ADC prototype 
cant bits are resolved by the stages earlier in the pipeline. A 
most conventional switched capacitor implementation of a 
pipeline stage is shown in figure 2 [7]. A single ended circuit 
is shown for simplicity. 1 ; f,, is the positive reference volt- 
age and I ;.-,f,, is a negativereference voltage. I ;..!,, - 1 f r l  
defines the resolvable range of the A D  converter. Each 
m "---i 
m, Multiply-hy-2 
and subtract phase 
Figure 2: Switched capacitor I-bit pipeline stage 
stage consists of two nominally equal capacitors C ' 1  and C ' 2 ,  
an operational amplifier, and a comparator. During the sam- 
pling phase 01, the comparator produces a digital output D, : 
1 if \ ; , , ( i )  2 
0 if < Dl = { 
where, I is the threshold voltage defined midway between 
I ; . t ~ / n  and I ;.?,f,, . 
During the multiply-by-2 and subtract phase, the above cir- 
1-408 
0-7803-6685-9/01/$10.0002001 IEEE 
cuit generates a residue voltage 1 k t  ( i )  given by: 
V,,,(i) = K [ ( 1  + 2) Vln(i) + 2 (--D,V,~, - DIVrefn)] + h 
I< = 
I +  2+ 40 
( 2 )  
where, the parameter I< is an op-amp gain error coeffecient 
(ideally unity) and .-lo is the finite op-amp gain. Differential 
charge injection has been included in the above expression 
as an additive error term h .  Ideally, we expect the residue 
voltage to be: 
1 i > I L t ( i )  = 21;l,(i) - D,T;,.rl. - m r ? f ? ,  ( 3 )  
This output residue voltage is then passed to the next stage 
i + I ,  and the same operation continues. 
3. PROPOSED DIGITAL ERROR CORRECTION 
SCHEME 
The basic idea of the proposed digital error correction scheme 
is to correct for the residue errors in a non-ideal pipeline stage 
using a suitable set of parameters which are determined by 
comparing it's residue output with the ideal estimate gener- 
ated using a slow high-resolution ADC(SHADC) [6] .  Every 
stage needing error correction has an associated set of param- 
eters. For practical values of the capacitor ratio mismatch 
and other non-idealities in the present technologies, error 
correction is usually required only for the first few stages 
in the pipeline. Error correction proposed in this paper in- 
volves two steps. The first step is the parameter estimation 
step shown in the figure 3. In this figure, the pipelined 
Earlier stage&, 
in the pipeline ' *> 
V. v.<yI in 
v ,,' 
%E ' 
Stage needing ,,' Later stages 
error correction .I' in the pipeline 
Slow high-resolution ADC 
SHADC Algorithm 
Figure 3: Basic idea of the calibration algorithm 
ADC of figure 1 is represented as a combination of an ADC 
Front-End(ADC-FE), the stage needing error correction and 
an ADC Back-End(ADC-BE). ADC-FE and ADC-BE are 
used to represent the stages in the pipeline, before and after 
the stage needing error correction(ca1ibration). The slow, 
high-resolution ADC (SHADC) is connected in parallel to 
the stage under correction. The digital output of the ADC- 
BE, D,,lll is processed digitally by a function F ,  given by: 
Dcrt = F(D,,,tt) = ~ ~ D , t t t  + J (4)  
If the values of the parameters, 1-1 and d are chosen appro- 
priately, D f a t  can be made as close to the ideal value of 
Dlrlril/ as possible. Desi  can now be used instead of Dlrlrl 
for the final computation of the digital output. Once the pa- 
rameters for the present stage are estimated, we can start the 
parameter estimation for the next stage needing calibration. 
Parameter estimation starts with the least significant stage 
needing error correction till the most significant stage. 
Once the parameters 1 1 ,  ;3 for all the stages needing calibra- 
tion are known, the second step is to compute the final digital 
output of the ADC. This is discussed in section 5. Another 
issue is to implement the correction algorithm to determine 
the parameter set ( 1 1  ~ ! j ) .  We use a Least-Mean-Squares 
approach to estimate these parameters. The algorithm is 
summarized below: 
1. Initialize the parameter set ((I ,  I ) .  
3. Compute Error E = D,,I,,,r - De,!  and c' 
3. Modify I I  and 3 as: 
The j; is the update step size for the LMS algorithm. The 
above algorithm gives a unique desired solution for the pa- 
rameter set ( (I J). For ease of implementation and to get 
rid of multipliers, a modified sign implementation of the 
gradient descent algorithm can be used. 
(6)  art, I,, t 11 = h + /; "!/ 1 )  ( 6 1 
= ~ t , , i ( /  + $.\!//>(E) ~ 5 ~ : / ~ ? ( D , ~ ~ i t )  
where, . \ y n ( c )  = 0 if c = 0, otherwise . \!///(c) = 1 if f is 
positive and . \ ! / / I ( < )  = -1 if c is negative [SI, [9]. 
4. CORRECTION OF NON-IDEALITIES 
It can be shown that D,,llt of the ADC-BE in figure 3 is an 
exact digital representation of the residue output 1 of the 
stage under calibration, if the following stages constituting 
the ADC-BE are ideal. This is a reasonable assumption 
for the practical values of the non-idealities in the circuit, 
when we use a few extra stages of pipeline at the end [6 ] .  
Similarly Ill, , ,  will give an accurate digital representa- 
tion of the ideal residue output (I ) of the same stage 
(under calibration) for the same input. The parameter esti- 
mation described in the previous section essentially drives 
the I to be as close to 1 ;I[F,,/ as possible. Let's assume 
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I ; v f , ,  = = I;. ,f.  Let h = o l - r f f .  The param- 
eter estimation algorithm of equation 5, 6 gives a desired 
solution for the parameter set ( ( I ,  3)  of function F given by: 
The d~ sign is to account for sign changes for I i 1 ,  < I ; r ,  
and I i,, > I In this case, we need two parameters per 
pipeline stage for error correction. Three special cases for 
equation 7 are outlined below. 
1. Capacitor ratio mismatch R, R # 1: In this case, 
Ii = I and h = 0. The parameter set ((I. 3) of 
function F obtained via parameter estimation will be: 
The above equation implies that we need just one 
parameter per stage for error correction. 
2. Firzite op-amp gairz error I< # 1, I< 5 1: In t h s  case, 
R = 1 and (I = 0. The parameters for the function F 
obtained will then be: 
( 9 )  
1 )  
1 1 1 -  - = o  
In this case we just one parameter per pipeline stage 
for error correction. 
3.  Firzite op-arnp gain error arid capacitor ratio mis- 
inarch: In this case, we have (I = 0. The parameter 
set ( ( 1 .  j )  of function F obtained via parameter esti- 
mation will be: 
h ‘ l 1 , f  
In this case, we need two parameters per pipeline stage 
to estimate the correct residue. 
In the above discussion, we have neglected the input depen- 
dency of the non-idealities like finite op-amp gain. Using 
more parameters, we can account for the variation of the 
op-amp gain over the input range. Some of the other not-so- 
serious non-idealities like comparator offsets and op-amp 
offsets can be minimized using established circuit design 
techniques. 
5. DIGITAL COMPUTATION OF THE OUTPUT 
Once the function I- or equivalently the parameters ( ( 1 .  j) 
for the MSB stages needing error correction have been es- 
timated, it can be stored in an on-chip memory. The com- 
putation of a digital output for an input voltage involves 
recursive processing of the raw digital output through the 
functions for the MSB stages. One such implementation 
is given in [6]. Lets assume that the estimated function F in 
equation 4 for any stage I is given by FI.  Assume that there 
are M stages in a pipeline and let B be the required resolution 
(M > B). Also lets assume that the parameter estimation has 
been performed only for the first Q stages in the pipeline. 
The computation of the digital output is summarized below: 
1. Start with the last calibrated stage (1 = Q). 
2. Set the digital estimate (orst)= digital code from stage 
3 .  Get the refined digital estimate D:;:’ by processing 
the previous digital estimate ( D F c l )  by function Fl 
and add the bit Dl to the estimate as its MSB. Thus, 
we have Or,;“ = D ~ F ~ ( D , , , )  = 2”’-’+ F / ( D c q f ) .  
4. Move to the next most significant stage (1 := 1 -1). 
Assign D,,t := 0;;;’. 
5. If 1 = 1 (MSB stage), go to the next step, else, go to 
step 3. 
6. Discard the least significant M-B bits in Deaf. This 
1+1 onwards. 
will give a B-bit corrected output code. 
Parameter estimation can be run in the background dur- 
ing normal conversion. Since the parameters change only 
slowly with time, the algorithm can be run only once in few 
thousand cycles. This greatly relaxes the speed requirement 
of the SHADC, giving an opportunity to trade-off speed 
for high linearity in its design. The SHADC can be a self- 
calibrating algorithmic ADC, with a slow, high-gain op-amp 
[ 11. The whole algorithm for calibration and computation of 
the output is done in the digital domain with the use of few 
parameters (small memory), few multiplications and addi- 
tions (few multipliers and adders). These multiplications at 
full speed can be easily implemented using shift registers 
since the parameters can be expressed in binary with a suffi- 
ciently high resolution. However, multipliers will be needed 
to implement the LMS algorithm for parameter estimation 
using equation 5. However, if we use the modified LMS 
algorithm of equation 6, we get rid of mulitpliers as well. 
6. SIMULATION RESULTS 
A 10-bit resolution ADC has been simulated in MATLAB 
for illustration purposes. However the scheme is intended 
to be implemented for resolutions greater than 12bits. There 
are 15 stages in the pipeline. Only the first four stages are 
calibrated. The quantization error in the computation of 
the parameters for each stage has been neglected. Simu- 
lation results are presented for the pipelined ADC having 
capacitor ratio mismatch of 3 - 6% and the op-amp gain 
of 300 - 500. The parameter estimation for the ADC was 
stopped when all the stages, needing calibration were Cali- 
brated within OSLSB of the expected resolution of the rest of 
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the pipeline. A ramp input was given to the ADC. Figure 4 
shows the uncorrected and the corrected INL profile for the 
ADC and similarly, figure 5 shows the DNL profile for the 
ADC before and after digital error correction(ca1ibration). 
The results indicate that the worst case INL has been im- 
proved from 57 .5  LSB to + O S  LSB. Similarly the DNL 
profile indicate an improvement from 14 LSB to 5 1  LSB. 
Simulations for the case1 and case:! of section 4 were also 
carried out and the results are summarizedin the table below: 
Cap. Mismatch 2-6% Nil 
Op-amp gain 80000 200-500 
Uncorr. INL(LSBs) 2Z5 A4 
Uncorr. DNL (LSBs) 10 8 
Con-. INL (LSBs) 2Z0.5 2Z0.5 
Corr. DNL(LSBs) & l  0 
2-6% 
300-500 
f 7 . 5  
14 
* O S  
2Zl 
i o ,  I 1, 
5 0 5  
m m 




-5 -0 5 
lnout Sianal lnout Sianal 
Figure 4: INL error profile: capacitor ratio mismatch 2-6%, 
op-amp gain 300-500 a)  Before Correction b) After Error 
Correction 
2 i " " I  
I I 
-'O 200 400 600 800 loo0 
Transition Codes (1024110241 
Figure 5: DNL error profile: capacitor ratio mismatch 2- 
6%, op-amp gain 300-500 a)  Before Correction b) After 
Error Correction 
7. CONCLUSIONS 
ratio mismatch and charge injection. Different cases for 
non-idealities in the pipelined converter have been formu- 
lated. The idea has been illustrated using a 10-bit converter. 
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